Explore projects

This is the instruction document of the fpgaol

本git将记录作者在USTC的CS专业的各种大作业

计算机组成原理实验的 Vivado 项目。

数字电路实验的Vivado项目。

This is the instruction document of the fpgaol

This is the instruction document of the fpgaol

2021秋季学期体系结构实验

2021秋数电实验。

a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog

This repository belongs to UltraMIPS_NSCSCC, and consists of the development of pipeline Cache(ICache/DCache) and associated components for dual-issue cpu.

UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.

Asymmetric dual issue in-order microprocessor.

Uranus MIPS processor by MaxXing & USTB NSCSCC team

MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support