Skip to content

GitLab

Commit 444da032 authored by jinbao chen's avatar jinbao chen
Browse files

finish lru

parent d3016199
Expand all Hide whitespace changes
Inline Side-by-side
lab3/ASM-Benchmark/generate_data/memMM.sv 0 → 100644
View file @ 444da032
This diff is collapsed.
lab3/ASM-Benchmark/generate_data/memQS.sv 0 → 100644
View file @ 444da032
module mem #( //
parameter ADDR_LEN = 11 //
) (
input clk, rst,
input [ADDR_LEN-1:0] addr, // memory address
output reg [31:0] rd_data, // data read out
input wr_req,
input [31:0] wr_data // data write in
);
localparam MEM_SIZE = 1<<ADDR_LEN;
reg [31:0] ram_cell [MEM_SIZE];
always @ (posedge clk or posedge rst)
if(rst)
rd_data <= 0;
else
rd_data <= ram_cell[addr];
always @ (posedge clk)
if(wr_req)
ram_cell[addr] <= wr_data;
initial begin
ram_cell[ 0] = 32'h0000001c;
ram_cell[ 1] = 32'h00000007;
ram_cell[ 2] = 32'h00000053;
ram_cell[ 3] = 32'h00000029;
ram_cell[ 4] = 32'h00000000;
ram_cell[ 5] = 32'h00000050;
ram_cell[ 6] = 32'h00000079;
ram_cell[ 7] = 32'h00000087;
ram_cell[ 8] = 32'h000000cd;
ram_cell[ 9] = 32'h00000058;
ram_cell[ 10] = 32'h000000c5;
ram_cell[ 11] = 32'h0000008b;
ram_cell[ 12] = 32'h0000009f;
ram_cell[ 13] = 32'h0000003a;
ram_cell[ 14] = 32'h0000003b;
ram_cell[ 15] = 32'h00000035;
ram_cell[ 16] = 32'h00000041;
ram_cell[ 17] = 32'h0000009a;
ram_cell[ 18] = 32'h0000009d;
ram_cell[ 19] = 32'h00000001;
ram_cell[ 20] = 32'h0000001a;
ram_cell[ 21] = 32'h0000006f;
ram_cell[ 22] = 32'h000000d2;
ram_cell[ 23] = 32'h0000008f;
ram_cell[ 24] = 32'h00000099;
ram_cell[ 25] = 32'h000000dc;
ram_cell[ 26] = 32'h0000007f;
ram_cell[ 27] = 32'h0000006b;
ram_cell[ 28] = 32'h000000ce;
ram_cell[ 29] = 32'h0000005e;
ram_cell[ 30] = 32'h0000004d;
ram_cell[ 31] = 32'h00000032;
ram_cell[ 32] = 32'h0000002e;
ram_cell[ 33] = 32'h00000013;
ram_cell[ 34] = 32'h0000004f;
ram_cell[ 35] = 32'h000000c6;
ram_cell[ 36] = 32'h00000019;
ram_cell[ 37] = 32'h000000ed;
ram_cell[ 38] = 32'h00000089;
ram_cell[ 39] = 32'h000000f8;
ram_cell[ 40] = 32'h000000be;
ram_cell[ 41] = 32'h000000da;
ram_cell[ 42] = 32'h00000080;
ram_cell[ 43] = 32'h0000002f;
ram_cell[ 44] = 32'h00000097;
ram_cell[ 45] = 32'h00000061;
ram_cell[ 46] = 32'h00000026;
ram_cell[ 47] = 32'h00000017;
ram_cell[ 48] = 32'h00000055;
ram_cell[ 49] = 32'h000000c4;
ram_cell[ 50] = 32'h000000aa;
ram_cell[ 51] = 32'h00000008;
ram_cell[ 52] = 32'h000000d9;
ram_cell[ 53] = 32'h00000018;
ram_cell[ 54] = 32'h00000095;
ram_cell[ 55] = 32'h00000085;
ram_cell[ 56] = 32'h000000a0;
ram_cell[ 57] = 32'h0000004c;
ram_cell[ 58] = 32'h00000076;
ram_cell[ 59] = 32'h0000004e;
ram_cell[ 60] = 32'h000000fd;
ram_cell[ 61] = 32'h00000083;
ram_cell[ 62] = 32'h0000008a;
ram_cell[ 63] = 32'h000000a2;
ram_cell[ 64] = 32'h0000005d;
ram_cell[ 65] = 32'h00000009;
ram_cell[ 66] = 32'h00000062;
ram_cell[ 67] = 32'h00000006;
ram_cell[ 68] = 32'h000000af;
ram_cell[ 69] = 32'h000000a6;
ram_cell[ 70] = 32'h000000f1;
ram_cell[ 71] = 32'h000000d7;
ram_cell[ 72] = 32'h00000072;
ram_cell[ 73] = 32'h000000c1;
ram_cell[ 74] = 32'h000000e1;
ram_cell[ 75] = 32'h000000cc;
ram_cell[ 76] = 32'h0000007e;
ram_cell[ 77] = 32'h00000039;
ram_cell[ 78] = 32'h00000048;
ram_cell[ 79] = 32'h0000002d;
ram_cell[ 80] = 32'h000000bb;
ram_cell[ 81] = 32'h0000007c;
ram_cell[ 82] = 32'h00000004;
ram_cell[ 83] = 32'h000000bf;
ram_cell[ 84] = 32'h00000059;
ram_cell[ 85] = 32'h000000bd;
ram_cell[ 86] = 32'h000000df;
ram_cell[ 87] = 32'h0000007b;
ram_cell[ 88] = 32'h00000049;
ram_cell[ 89] = 32'h0000000c;
ram_cell[ 90] = 32'h0000008c;
ram_cell[ 91] = 32'h000000f3;
ram_cell[ 92] = 32'h000000e7;
ram_cell[ 93] = 32'h00000073;
ram_cell[ 94] = 32'h00000057;
ram_cell[ 95] = 32'h0000001b;
ram_cell[ 96] = 32'h00000052;
ram_cell[ 97] = 32'h00000086;
ram_cell[ 98] = 32'h00000077;
ram_cell[ 99] = 32'h000000e4;
ram_cell[ 100] = 32'h000000a7;
ram_cell[ 101] = 32'h0000005f;
ram_cell[ 102] = 32'h000000f4;
ram_cell[ 103] = 32'h00000024;
ram_cell[ 104] = 32'h00000042;
ram_cell[ 105] = 32'h00000071;
ram_cell[ 106] = 32'h000000eb;
ram_cell[ 107] = 32'h000000f9;
ram_cell[ 108] = 32'h000000b5;
ram_cell[ 109] = 32'h000000c7;
ram_cell[ 110] = 32'h00000065;
ram_cell[ 111] = 32'h00000005;
ram_cell[ 112] = 32'h00000067;
ram_cell[ 113] = 32'h00000063;
ram_cell[ 114] = 32'h00000069;
ram_cell[ 115] = 32'h00000075;
ram_cell[ 116] = 32'h00000064;
ram_cell[ 117] = 32'h000000ab;
ram_cell[ 118] = 32'h000000f2;
ram_cell[ 119] = 32'h000000ef;
ram_cell[ 120] = 32'h00000011;
ram_cell[ 121] = 32'h00000010;
ram_cell[ 122] = 32'h00000098;
ram_cell[ 123] = 32'h00000020;
ram_cell[ 124] = 32'h00000088;
ram_cell[ 125] = 32'h00000033;
ram_cell[ 126] = 32'h0000002c;
ram_cell[ 127] = 32'h000000d6;
ram_cell[ 128] = 32'h000000d5;
ram_cell[ 129] = 32'h0000002b;
ram_cell[ 130] = 32'h000000fe;
ram_cell[ 131] = 32'h000000cb;
ram_cell[ 132] = 32'h0000001e;
ram_cell[ 133] = 32'h00000066;
ram_cell[ 134] = 32'h00000021;
ram_cell[ 135] = 32'h00000027;
ram_cell[ 136] = 32'h00000025;
ram_cell[ 137] = 32'h0000001f;
ram_cell[ 138] = 32'h000000ad;
ram_cell[ 139] = 32'h00000093;
ram_cell[ 140] = 32'h000000fa;
ram_cell[ 141] = 32'h0000004b;
ram_cell[ 142] = 32'h00000046;
ram_cell[ 143] = 32'h00000028;
ram_cell[ 144] = 32'h000000a3;
ram_cell[ 145] = 32'h00000002;
ram_cell[ 146] = 32'h00000051;
ram_cell[ 147] = 32'h00000078;
ram_cell[ 148] = 32'h0000007d;
ram_cell[ 149] = 32'h00000082;
ram_cell[ 150] = 32'h000000ea;
ram_cell[ 151] = 32'h000000e8;
ram_cell[ 152] = 32'h0000003c;
ram_cell[ 153] = 32'h000000e0;
ram_cell[ 154] = 32'h0000006e;
ram_cell[ 155] = 32'h00000030;
ram_cell[ 156] = 32'h0000006d;
ram_cell[ 157] = 32'h000000fb;
ram_cell[ 158] = 32'h000000ec;
ram_cell[ 159] = 32'h000000bc;
ram_cell[ 160] = 32'h00000014;
ram_cell[ 161] = 32'h0000003d;
ram_cell[ 162] = 32'h0000000f;
ram_cell[ 163] = 32'h0000009e;
ram_cell[ 164] = 32'h000000d4;
ram_cell[ 165] = 32'h00000091;
ram_cell[ 166] = 32'h000000b7;
ram_cell[ 167] = 32'h000000c3;
ram_cell[ 168] = 32'h00000043;
ram_cell[ 169] = 32'h0000002a;
ram_cell[ 170] = 32'h0000005b;
ram_cell[ 171] = 32'h000000e9;
ram_cell[ 172] = 32'h00000074;
ram_cell[ 173] = 32'h0000007a;
ram_cell[ 174] = 32'h00000036;
ram_cell[ 175] = 32'h000000f0;
ram_cell[ 176] = 32'h000000b0;
ram_cell[ 177] = 32'h000000ff;
ram_cell[ 178] = 32'h000000b6;
ram_cell[ 179] = 32'h00000015;
ram_cell[ 180] = 32'h00000038;
ram_cell[ 181] = 32'h0000008e;
ram_cell[ 182] = 32'h000000c9;
ram_cell[ 183] = 32'h000000f7;
ram_cell[ 184] = 32'h000000d0;
ram_cell[ 185] = 32'h0000009c;
ram_cell[ 186] = 32'h000000b8;
ram_cell[ 187] = 32'h00000034;
ram_cell[ 188] = 32'h0000006c;
ram_cell[ 189] = 32'h000000d3;
ram_cell[ 190] = 32'h00000045;
ram_cell[ 191] = 32'h00000047;
ram_cell[ 192] = 32'h000000b3;
ram_cell[ 193] = 32'h000000d1;
ram_cell[ 194] = 32'h000000b4;
ram_cell[ 195] = 32'h00000040;
ram_cell[ 196] = 32'h000000dd;
ram_cell[ 197] = 32'h0000005a;
ram_cell[ 198] = 32'h000000a8;
ram_cell[ 199] = 32'h000000e6;
ram_cell[ 200] = 32'h0000005c;
ram_cell[ 201] = 32'h00000068;
ram_cell[ 202] = 32'h00000054;
ram_cell[ 203] = 32'h0000004a;
ram_cell[ 204] = 32'h0000009b;
ram_cell[ 205] = 32'h00000003;
ram_cell[ 206] = 32'h000000d8;
ram_cell[ 207] = 32'h000000a9;
ram_cell[ 208] = 32'h0000003f;
ram_cell[ 209] = 32'h00000056;
ram_cell[ 210] = 32'h0000001d;
ram_cell[ 211] = 32'h00000022;
ram_cell[ 212] = 32'h000000cf;
ram_cell[ 213] = 32'h00000031;
ram_cell[ 214] = 32'h0000000b;
ram_cell[ 215] = 32'h000000db;
ram_cell[ 216] = 32'h000000a5;
ram_cell[ 217] = 32'h00000094;
ram_cell[ 218] = 32'h000000f6;
ram_cell[ 219] = 32'h000000c0;
ram_cell[ 220] = 32'h00000084;
ram_cell[ 221] = 32'h00000012;
ram_cell[ 222] = 32'h000000e2;
ram_cell[ 223] = 32'h0000006a;
ram_cell[ 224] = 32'h000000ac;
ram_cell[ 225] = 32'h0000000e;
ram_cell[ 226] = 32'h000000f5;
ram_cell[ 227] = 32'h0000000a;
ram_cell[ 228] = 32'h000000a1;
ram_cell[ 229] = 32'h00000081;
ram_cell[ 230] = 32'h000000a4;
ram_cell[ 231] = 32'h000000c8;
ram_cell[ 232] = 32'h000000de;
ram_cell[ 233] = 32'h0000000d;
ram_cell[ 234] = 32'h000000ca;
ram_cell[ 235] = 32'h00000096;
ram_cell[ 236] = 32'h000000b2;
ram_cell[ 237] = 32'h00000044;
ram_cell[ 238] = 32'h000000e5;
ram_cell[ 239] = 32'h00000092;
ram_cell[ 240] = 32'h000000ee;
ram_cell[ 241] = 32'h000000ba;
ram_cell[ 242] = 32'h00000023;
ram_cell[ 243] = 32'h00000037;
ram_cell[ 244] = 32'h00000090;
ram_cell[ 245] = 32'h000000b9;
ram_cell[ 246] = 32'h0000008d;
ram_cell[ 247] = 32'h000000c2;
ram_cell[ 248] = 32'h00000016;
ram_cell[ 249] = 32'h000000ae;
ram_cell[ 250] = 32'h000000b1;
ram_cell[ 251] = 32'h000000e3;
ram_cell[ 252] = 32'h000000fc;
ram_cell[ 253] = 32'h00000070;
ram_cell[ 254] = 32'h0000003e;
ram_cell[ 255] = 32'h00000060;
end
endmodule
lab3/ASM-Benchmark/generate_inst/InstCacheMM.v 0 → 100644
View file @ 444da032
// asm file name: .\MatMul.S
module InstructionCacheMM(
input wire clk,
input wire write_en,
input wire [31:2] addr, debug_addr,
input wire [31:0] debug_input,
output reg [31:0] data, debug_data
);
// local variable
wire addr_valid = (addr[31:14] == 18'h0);
wire debug_addr_valid = (debug_addr[31:14] == 18'h0);
wire [11:0] dealt_addr = addr[13:2];
wire [11:0] dealt_debug_addr = debug_addr[13:2];
// cache content
reg [31:0] inst_cache[0:4095];
initial begin
data = 32'h0;
debug_data = 32'h0;
inst_cache[ 0] = 32'h00404713;
inst_cache[ 1] = 32'h00404693;
inst_cache[ 2] = 32'h00e696b3;
inst_cache[ 3] = 32'h00004633;
inst_cache[ 4] = 32'h00e69533;
inst_cache[ 5] = 32'h00a505b3;
inst_cache[ 6] = 32'h000042b3;
inst_cache[ 7] = 32'h00004333;
inst_cache[ 8] = 32'h00004e33;
inst_cache[ 9] = 32'h000043b3;
inst_cache[ 10] = 32'h00e29eb3;
inst_cache[ 11] = 32'h007e8eb3;
inst_cache[ 12] = 32'h00ae8eb3;
inst_cache[ 13] = 32'h000eae83;
inst_cache[ 14] = 32'h00e39f33;
inst_cache[ 15] = 32'h006f0f33;
inst_cache[ 16] = 32'h00bf0f33;
inst_cache[ 17] = 32'h000f2f03;
inst_cache[ 18] = 32'h01eefeb3;
inst_cache[ 19] = 32'h01de0e33;
inst_cache[ 20] = 32'h00438393;
inst_cache[ 21] = 32'hfcd3cae3;
inst_cache[ 22] = 32'h00e29eb3;
inst_cache[ 23] = 32'h006e8eb3;
inst_cache[ 24] = 32'h00ce8eb3;
inst_cache[ 25] = 32'h01cea023;
inst_cache[ 26] = 32'h00430313;
inst_cache[ 27] = 32'hfad34ae3;
inst_cache[ 28] = 32'h00428293;
inst_cache[ 29] = 32'hfad2c4e3;
inst_cache[ 30] = 32'h00100293;
inst_cache[ 31] = 32'h00e292b3;
inst_cache[ 32] = 32'h00e292b3;
inst_cache[ 33] = 32'h00229293;
inst_cache[ 34] = 32'h00000313;
inst_cache[ 35] = 32'h00032383;
inst_cache[ 36] = 32'h00430313;
inst_cache[ 37] = 32'hfe534ce3;
inst_cache[ 38] = 32'h0000006f;
end
always@(posedge clk)
begin
data <= addr_valid ? inst_cache[dealt_addr] : 32'h0;
debug_data <= debug_addr_valid ? inst_cache[dealt_debug_addr] : 32'h0;
if(write_en & debug_addr_valid)
inst_cache[dealt_debug_addr] <= debug_input;
end
endmodule
lab3/ASM-Benchmark/generate_inst/InstCacheQS.v 0 → 100644
View file @ 444da032
// asm file name: QuickSort.S
module InstructionCache(
input wire clk,
input wire write_en,
input wire [31:2] addr, debug_addr,
input wire [31:0] debug_input,
output reg [31:0] data, debug_data
);
// local variable
wire addr_valid = (addr[31:14] == 18'h0);
wire debug_addr_valid = (debug_addr[31:14] == 18'h0);
wire [11:0] dealt_addr = addr[13:2];
wire [11:0] dealt_debug_addr = debug_addr[13:2];
// cache content
reg [31:0] inst_cache[0:4095];
initial begin
data = 32'h0;
debug_data = 32'h0;
inst_cache[ 0] = 32'h01004693;
inst_cache[ 1] = 32'h00001137;
inst_cache[ 2] = 32'h00004533;
inst_cache[ 3] = 32'h000045b3;
inst_cache[ 4] = 32'hfff68613;
inst_cache[ 5] = 32'h00261613;
inst_cache[ 6] = 32'h024000ef;
inst_cache[ 7] = 32'h00068293;
inst_cache[ 8] = 32'h00050313;
inst_cache[ 9] = 32'h00229293;
inst_cache[ 10] = 32'h00231313;
inst_cache[ 11] = 32'h00032383;
inst_cache[ 12] = 32'h00430313;
inst_cache[ 13] = 32'hfe534ce3;
inst_cache[ 14] = 32'h0000006f;
inst_cache[ 15] = 32'h0cc5da63;
inst_cache[ 16] = 32'h0005e333;
inst_cache[ 17] = 32'h000663b3;
inst_cache[ 18] = 32'h006502b3;
inst_cache[ 19] = 32'h0002a283;
inst_cache[ 20] = 32'h04735263;
inst_cache[ 21] = 32'h00750e33;
inst_cache[ 22] = 32'h000e2e03;
inst_cache[ 23] = 32'h005e4663;
inst_cache[ 24] = 32'hffc38393;
inst_cache[ 25] = 32'hfedff06f;
inst_cache[ 26] = 32'h00650eb3;
inst_cache[ 27] = 32'h01cea023;
inst_cache[ 28] = 32'h02735263;
inst_cache[ 29] = 32'h00650e33;
inst_cache[ 30] = 32'h000e2e03;
inst_cache[ 31] = 32'h01c2c663;
inst_cache[ 32] = 32'h00430313;
inst_cache[ 33] = 32'hfedff06f;
inst_cache[ 34] = 32'h00750eb3;
inst_cache[ 35] = 32'h01cea023;
inst_cache[ 36] = 32'hfc7340e3;
inst_cache[ 37] = 32'h00650eb3;
inst_cache[ 38] = 32'h005ea023;
inst_cache[ 39] = 32'hffc10113;
inst_cache[ 40] = 32'h00112023;
inst_cache[ 41] = 32'hffc10113;
inst_cache[ 42] = 32'h00b12023;
inst_cache[ 43] = 32'hffc10113;
inst_cache[ 44] = 32'h00c12023;
inst_cache[ 45] = 32'hffc10113;
inst_cache[ 46] = 32'h00612023;
inst_cache[ 47] = 32'hffc30613;
inst_cache[ 48] = 32'hf7dff0ef;
inst_cache[ 49] = 32'h00012303;
inst_cache[ 50] = 32'h00410113;
inst_cache[ 51] = 32'h00012603;
inst_cache[ 52] = 32'h00410113;
inst_cache[ 53] = 32'h00012583;
inst_cache[ 54] = 32'hffc10113;
inst_cache[ 55] = 32'h00c12023;
inst_cache[ 56] = 32'hffc10113;
inst_cache[ 57] = 32'h00612023;
inst_cache[ 58] = 32'h00430593;
inst_cache[ 59] = 32'hf51ff0ef;
inst_cache[ 60] = 32'h00012303;
inst_cache[ 61] = 32'h00410113;
inst_cache[ 62] = 32'h00012603;
inst_cache[ 63] = 32'h00410113;
inst_cache[ 64] = 32'h00012583;
inst_cache[ 65] = 32'h00410113;
inst_cache[ 66] = 32'h00012083;
inst_cache[ 67] = 32'h00410113;
inst_cache[ 68] = 32'h00008067;
end
always@(posedge clk)
begin
data <= addr_valid ? inst_cache[dealt_addr] : 32'h0;
debug_data <= debug_addr_valid ? inst_cache[dealt_debug_addr] : 32'h0;
if(write_en & debug_addr_valid)
inst_cache[dealt_debug_addr] <= debug_input;
end
endmodule
lab3/CacheSrcCode/cache_FIFO.sv
View file @ 444da032
module cache #(
module cache_fifo #(
parameter LINE_ADDR_LEN = 3, // line内地址长度，决定了每个line具有2^3个word
parameter SET_ADDR_LEN = 3, // 组地址长度，决定了一共有2^3=8组
parameter TAG_ADDR_LEN = 6, // tag长度
......
lab3/CacheSrcCode/cache_LRU.sv 0 → 100644
View file @ 444da032
module cache_lru #(
parameter LINE_ADDR_LEN = 3, // line内地址长度，决定了每个line具有2^3个word
parameter SET_ADDR_LEN = 3, // 组地址长度，决定了一共有2^3=8组
parameter TAG_ADDR_LEN = 6, // tag长度
parameter WAY_CNT = 3 // 组相连度，决定了每组中有多少路line，这里是直接映射型cache，因此该参数没用到
)(
input clk, rst,
output miss, // 对CPU发出的miss信号
input [31:0] addr, // 读写请求地址
input rd_req, // 读请求信号
output reg [31:0] rd_data, // 读出的数据，一次读一个word
input wr_req, // 写请求信号
input [31:0] wr_data // 要写入的数据，一次写一个word
);
localparam MEM_ADDR_LEN = TAG_ADDR_LEN + SET_ADDR_LEN ; // 计算主存地址长度 MEM_ADDR_LEN，主存大小=2^MEM_ADDR_LEN个line
localparam UNUSED_ADDR_LEN = 32 - TAG_ADDR_LEN - SET_ADDR_LEN - LINE_ADDR_LEN - 2 ; // 计算未使用的地址的长度
localparam LINE_SIZE = 1 << LINE_ADDR_LEN ; // 计算 line 中 word 的数量，即 2^LINE_ADDR_LEN 个word 每 line
localparam SET_SIZE = 1 << SET_ADDR_LEN ; // 计算一共有多少组，即 2^SET_ADDR_LEN 个组
reg [ 31:0] cache_mem [SET_SIZE][WAY_CNT][LINE_SIZE]; // SET_SIZE个line，每个line有LINE_SIZE个word
reg [TAG_ADDR_LEN-1:0] cache_tags [SET_SIZE][WAY_CNT]; // SET_SIZE个TAG
reg valid [SET_SIZE][WAY_CNT]; // SET_SIZE个valid(有效位)
reg dirty [SET_SIZE][WAY_CNT]; // SET_SIZE个dirty(脏位)
reg [ WAY_CNT:0] lru_stack [SET_SIZE][WAY_CNT];
reg [ WAY_CNT:0] way_length [SET_SIZE];
wire [ 2-1:0] word_addr; // 将输入地址addr拆分成这5个部分
wire [ LINE_ADDR_LEN-1:0] line_addr;
wire [ SET_ADDR_LEN-1:0] set_addr;
wire [ TAG_ADDR_LEN-1:0] tag_addr;
wire [UNUSED_ADDR_LEN-1:0] unused_addr;
wire [ WAY_CNT:0] lru_pos;
wire [ WAY_CNT:0] stack_len;
enum {IDLE, SWAP_OUT, SWAP_IN, SWAP_IN_OK} cache_stat; // cache 状态机的状态定义
// IDLE代表就绪，SWAP_OUT代表正在换出，SWAP_IN代表正在换入，SWAP_IN_OK代表换入后进行一周期的写入cache操作。
reg [ SET_ADDR_LEN-1:0] mem_rd_set_addr = 0;
reg [ TAG_ADDR_LEN-1:0] mem_rd_tag_addr = 0;
wire [ MEM_ADDR_LEN-1:0] mem_rd_addr = {mem_rd_tag_addr, mem_rd_set_addr};
reg [ MEM_ADDR_LEN-1:0] mem_wr_addr = 0;
reg [ WAY_CNT:0] mem_lru_pos = 0;
reg [ WAY_CNT:0] mem_lru_len = 0;
reg [31:0] mem_wr_line [LINE_SIZE];
wire [31:0] mem_rd_line [LINE_SIZE];
wire mem_gnt; // 主存响应读写的握手信号
assign {unused_addr, tag_addr, set_addr, line_addr, word_addr} = addr; // 拆分 32bit ADDR
assign stack_len = way_length[set_addr];//length of the lru stack
assign lru_pos = lru_stack[set_addr][WAY_CNT-1];
reg cache_hit = 1'b0;
reg [WAY_CNT:0] asso_pos = 0; //hit pos in set
always @ (*) begin // 判断 输入的address 是否在 cache 中命中
for(integer i = 0;i < WAY_CNT;i++) begin
if(valid[set_addr][i] && cache_tags[set_addr][i] == tag_addr) begin
cache_hit = 1'b1;
asso_pos = i;
break;
end
else begin
cache_hit = 1'b0;
end
end
end
always @ (posedge clk or posedge rst) begin // ?? cache ???
if(rst) begin
cache_stat <= IDLE;
for(integer i = 0; i < SET_SIZE; i++) begin
for(integer j = 0;j < WAY_CNT; j++) begin
dirty[i][j] <= 1'b0;
valid[i][j] <= 1'b0;
lru_stack[i][j] <= 0;
end
way_length[i] <= 0;
end
for(integer k = 0; k < LINE_SIZE; k++)
mem_wr_line[k] <= 0;
mem_wr_addr <= 0;
{mem_rd_tag_addr, mem_rd_set_addr} <= 0;
rd_data <= 0;
mem_lru_pos <= 0;
mem_lru_len <= 0;
end else begin
case(cache_stat)
IDLE: begin
if(cache_hit) begin
if(rd_req) begin // 如果cache命中，并且是读请求，
rd_data <= cache_mem[set_addr][asso_pos][line_addr]; //则直接从cache中取出要读的数据
for(integer i=1;i<WAY_CNT;i++)begin//update stack
if(i>asso_pos)begin
break;
end
else begin
lru_stack[set_addr][i] <= lru_stack[set_addr][i-1];
end
end
lru_stack[set_addr][0] <= asso_pos;
end else if(wr_req) begin // 如果cache命中，并且是写请求，