Skip to content
GitLab
Projects
Groups
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
Menu
Open sidebar
Wu Yuzhang
ustc_ca2021_lab
Commits
74866097
Commit
74866097
authored
May 04, 2021
by
Wu Yuzhang
Browse files
Update README.md
parent
bd4b94a0
Changes
1
Hide whitespace changes
Inline
Side-by-side
lab2/TestDataTools/README.md
View file @
74866097
...
...
@@ -5,7 +5,7 @@ BRAMInputFileGenerator
*
ExampleCode/ASMCode中包含了一些简单的汇编测试文件,文档尚无
*
ExampleCode/RISCVTest_rv32ui中包含了已经经过cpp程序预处理过的汇编文件,预处理前的汇编代码放在SourceCode文件夹中(你应该用不到)
*
ExampleCode/RISCVTest_rv32ui中代码修改自https://github.com/riscv/riscv-tests ,总共包含800+项riscv CPU功能测试,作为最终的验收标准
*
普通指令的测试汇编文件可以参照1TestAll.S等三个文件完成,CSR指令的测试汇编文件可以参照https://github.com/riscv/riscv-tests/blob/master/isa/rv64si/csr.S
。
*
普通指令的测试汇编文件可以参照1TestAll.S等三个文件完成,CSR指令的测试汇编文件可以参照https://github.com/riscv/riscv-tests/blob/master/isa/rv64si/csr.S
#### 你只需要将需要处理的.S文件放置到Makefile相同路径下,执行make既可以获得你需要的.inst和.data文件,用于初始化CPU的blcok memory
Write
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment